








# 2022 ADL Block Diagram (Roadster - ZGN)

1











## Intel DCI

## Touch Screen-RTD3


### SSD-For debug purpopsal




## MIPI 60




PU




## Debug Purposal



DCI



PD



[illegible]

## BIOS UART Log

## P-sensor

Privacy Panel  
USB KB Reset

## Touch PAD

## Touch Screen



## Sensor (D5/D7)

## TOF

CNVi/WWAN  
(Co-existence)

## MIPICCD

## STYLUS-EMR (D5/D7)



3.3V

3.3V

IIS

1.8V

3.3V

6 OF 22

GPP\_D14/ISH\_UART0\_TXD/I2C4B\_SCL  
GPP\_D13/ISH\_UART0\_RXD/I2C4B\_SDA  
GPP\_D16/ISH\_UART0\_CTS#I2C7B\_SCL  
GPP\_D15/ISH\_UART0\_RTS#I2C7B\_SDA

GPP\_D3/ISH\_GP3/BK3/SBK3  
GPP\_D2/ISH\_GP2/BK2/SBK2  
GPP\_D1/ISH\_GP1/BK1/SBK1  
GPP\_D0/ISH\_GP0/BK0/SBK0

GPCC\_RCOMP




EY28 MIPICCD\_EN [150]  
EV28  
EY36 NFC\_SCL  
EW36 NFC\_SDA [150]  
EY36 NFC\_SDA [150]

NFC

G-Sensor (D5/D7)


FA34 G-sensor\_INT#\_MB [91]  
EY30 G-sensor\_INT#\_DB [91]  
EY31 SENSOR\_MODE2\_PCH [91]  
EV31 SENSOR\_MODE1\_PCH [91]

DR61 GPP\_RCOMP R747 200.1% 2

























Quanta Computer Inc.  
PROJECT : ZGN


Size Custom	Document Number ADL-P 5/14 (I2C/ISH)	Rev A1A
Date: Thursday, May 26, 2022	Sheet 6 of	150


















d-GPU(X8)



For M.S BIOS must disable unused port, so the ME/BIOS should be different

Glitch Free



(6) LAN

(5) SD7.0 (D5/D7)


(4) dGPUx8

(3) SSD-Gen4#2

(2) SSD2-Gen3#2

(1) WLAN

(0) SSD-Gen4#1



(6) LAN

(5) SD7.0


(2) dGPUx8

(3) SSD-Gen4#2

(4) SSD-Gen3#2


(1) WLAN

(0) SSD-Gen4#1



## RTC Clock 32.768KHz

Crystal Components with Surrounding 10 mil Wide GND Shield Trace Break Out:4-10 mil Wide GND Shield Trace



**Check**


**Y1/Y4 all need**

**pilot run A to C1**

**Check**



**Y4 for C2/RAMP**

## Crystal 38.4MHz



## RTC Circuitry(RTC)







RTC Power trace width 20mils.




**Quanta Computer Inc.**

**PROJECT : ZGN**

Size	Document Number	Rev
Custom	ADL-P 11/14(CSI/CNVI/CLK)	A1A
Date:	Thursday, May 26, 2022	Sheet 11 of 150







Platform state	VNN_CTRL	VNNEXT_1P05	Platform state	VNN_CTRL	V1P05EXT_1P05
S0	0	0.78	S0	0	1.05
S0I2.X	0	0.78	S0I2.X,S0i3.0-1	0	1.05
S0I3.X	1	0.7	S0I3.2-4	1	0.96
SX	0	1.05	SX	0	1.05


SLP_SUS#	VID1	VID0	SLP_S0#	VCCIN_AUX	Comments
0	X	X	X	OFF	FIVR input is OFF
1	0	0	0	0	S0ix
1	0	1	1	1.1	Retention FIVR voltage, no VCCIN_AUX FIVRs active in CPU
1	1	0	1	1.65	Low current mode
1	1	1	1	1.8	High current mode

Leakage from VCCIN\_AUX is expected behavior when CORE\_VID[1:0]=00; this leakage voltage may be as high as 1.15 V during Sx and S0ix states.




### TOP SWAP OVERRIDE

High: TOP SWAP ENABLED  
Low: DISABLED  
WEAK INTERNAL PD 20K




### RSVD







### M.2 CNVi Mode Select

High: Integrated CNVi disabled  
Low: Integrated CNVi enabled  
An external pull-up or pull-down is required  
Enable by device driven low




### TBT LSX PINS VCCIO CONFIGURATION

High: 3.3V  
Low: 1.8V  
NO INTERNAL PU/PD




### TLS CONFIDENTIALITY

High: TLS CONFIDENTIALITY ENABLE  
Low: TLS CONFIDENTIALITY DISABLE  
WEAK INTERNAL PD 20K




### XTAL FREQUENCY SEL

High: 24MHZ  
(25 MHZ WHEN XTAL FREQ DIVIDER NON ZERO)  
Low: 38.4MHZ (DEFAULT)  
WEAK INTERNAL PD 20K




### NO REBOOT

High: NO REBOOT  
Low: REBOOT ENABLED  
WEAK INTERNAL PD 20K  
SAMPLING- PCH\_PWROK




### (RSVD) ITP PMODE

High: DFXTSTMODE DISABLED(DEFAULT)  
Low: DFXTSTMODE ENABLED  
WEAK INTERNAL PU 20K




### (RSVD) CONSENT STRAP

PU is required




### (RSVD) A0 PERSONALITY STRAP

PU is required




### JTAG ODT Disable

PU is required




### CPUNSSC CLOCK FREQ

High: 19.2MHz: CLOCK FROM INTERNAL DIVIDER  
Low: 38.4MHz: CLOCK FROM DIRECT CRYSTAL (Default)  
WEAK INTERNAL PD 20K




### Flash Descriptor Security Override

High: DISABLE GPP\_R2  
Low: ENABLE  
WEAK INTERNAL PD 20K




### 3V SELECT STRAP

0 = SPI voltage is 3.3V (4.7K ohm pull-down to GND)  
1 = SPI voltage is 1.8V (4.7K ohm pull-up to DSW\_PWROK)



### (RSVD) BOOT HALT

High: DISABLE  
Low: ENABLE  
External pull-up is required.



Reserve

GPP\_F7


Reserve

GPP\_F10

### Boot Strap 0/1/2/3


#### Boot Strap 0 GPP\_C5

Table




#### Boot Strap 1 GPP\_H0

Table




#### Boot Strap 2 GPP\_H1

Table




#### Boot Strap 3 GPP\_H2

Table






Boot Strap	4-bit boot strap configuration encodings
0000	BIOS/CSME on SPI, eSPI is enabled
0010	BIOS/CSME on SPI, eSPI is disabled
0100	BIOS on eSPI Peripheral Channel; CSME on master SPI
1000	BIOS/CSME on eSPI
1100	BIOS on eSPI peripheral Channel; CSME on slave SPI


ID.NO	Function	Low	High
BOARD_ID1	TPM	0=No TPM_N@	1=Yes TPM@
BOARD_ID2	SmartCard	0=No SM_N@	1=Yes SM@
BOARD_ID3	5G/LTE	0=No 5G_LTE_N@	1=Yes 5G_LTE@
BOARD_ID4	HDD	0=No HDD_N@	1=Yes HDD@
BOARD_ID5	FingerPrint	0=No FP_N@	1=Yes FP@
BOARD_ID6	Touch Screen	0=No Cable/DB	1=Yes
BOARD_ID7	CCD	0=MIPI Cable/DB	1=USB
BOARD_ID8	PEN Type	0=AES AES@	1=EMR EMR@
BOARD_ID9	KB backlight	0=ON/OFF KBL_ONOFF_NUSB@	1=RGB KBL_RGB_NUSB@
BOARD_ID10	HapticTouchPAD	0=No Hap-TP_N@	1=Yes Hap-TP@
BOARD_ID11	NV DDS	0=No DDS_N@	1=Yes DDS@
BOARD_ID12	KB Type	0=Non-USB IF USBKB_N@	1=USB IF USBKB@
BOARD_ID13	CPU Type	0=No i5@	1=Yes i7@
BOARD_ID14	GPU_ID0	0=No (default) E6_P1@	1=Yes E3@
BOARD_ID15	GPU_ID1	0=No (default) E6_E3@	1=Yes P1@
BOARD_ID16	14"/16"	0=No 14"(ZGF)	1=Yes (default) 16"(ZGN)




	Function	Low	High
	RAM_INTERLEAVED	0=No	1=Yes
	RAM_TYPE0	RAM_TYPE1 / RAM_TYPE0 00 / 01 / 10 / 11 00=DDR4, 01=LPDDR4 10=DDR5, 11=LPDDR5	
	RAM_TYPE1		
XX@ XX@	RAM_ONBOARD_A	0=No	1=Yes
XX@ XX@	RAM_ONBOARD_B	0=No	1=Yes
XX@ XX@	RAM_ID0	Project list Config  Socket define low for all pin	
XX@ XX@	RAM_ID1		
XX@ XX@	RAM_ID2		
XX@ XX@	RAM_ID3		








+VCC1P8\_PROC EN




VCCST(+VCC1P05\_PROC) - HWP



Surprise Power Down

(EC must take RSMRST# low with DPWROK\_EC too)



D

D

C


C

B


B

A

A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet 17 of	150

D										D
C										C
B										B
A										A


		Quanta Computer Inc. <b>PROJECT : ZGN</b>		
Size A	Document Number <b>LTE DB</b>			Rev A1A
Date:	Monday, March 21, 2022	Sheet	18 of	150

PCH



TPM

ROM


EC



For Glitch Free



**BIOS Socket (SIOC)**  
DG008000011 for SOIC8 (16M)





**BIOS Socket (WSO)**  
DFHS08FS046 for WSON 6x5 (16M)


	Vender	Size	P/N	WSO8
	Winbond	32M	AKE3JF-KN01	W25Q256JVEIN
	MAX	32M	AKE3JZ-KZ01	MX25L25673GZ4I-08G
	Winbond	16M	AKE3DF-KN01	W25Q128JVSQ(SOIC)

**Quanta Computer Inc.**  
**PROJECT : ZGN**

Size B	Document Number <b>BIOSROM</b>	Rev A1A
Date: Thursday, May 26, 2022	Sheet 19	of 150





TPM	RA	RB	RC	RD	RE	RF	PN
NPCT750AAYX	Stuff	NC	NC	Stuff	Stuff	Reserve	-----
ST33TPHF20SPI	NC	NC	Stuff	NC	NC	NC	-----
SLB9670/SLB9672	Stuff	Stuff	Stuff	Stuff	Stuff	NC	-----




**NOTE:**

- Place 0.1 uF capacitors as close as possible to the device power pins.
- VHIO can be either +3.3V or +1.8V.
- It is recommended to connect VHIO to V\_RUN.
- VALW can be either +3.3V or +1.8V.
- VALW power rail should be powered whenever the system is powered by any power source.
- For details regarding the TPM power sequence, see the NPCT75x Datasheet and Board Design Guidelines.



## DDR5 SODIMM (Reverse)



### DDR5 CRC / Parity error indicator




## Debug purposal





**Memeoy Size Note [619501 - P.112]**  
Channels A and B can be mapped for physical channel 0 and 1 respectively or vice versa; however, channel A size should be greater or equal to channel B size.


## DDR5 SODIMM (Standard)



To DDR5 PMIC




## DDR5 CRC / Parity error indicator



## Debug purposal


- TP173: DRAM1\_PWR\_EN
- TP174: DRAM1\_PWR\_GOOD
- TP176: DDR1\_ALERT\_N [3]

Place these Caps near So-Dimm

RVP: 47uF<sub>x2</sub>+10uF<sub>x3</sub>+1uF<sub>x1</sub>



D										D
C										C
B										B
A										A

		Quanta Computer Inc. <b>PROJECT : ZGN</b>		
Size A	Document Number <b>LTE DB</b>			Rev A1A
Date:	Monday, March 21, 2022	Sheet	23 of	150

D

D

C


C

B

B

A




A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet 24 of	150










Option No support DP,remove


mini DP

Remove, No support DPIN




Option No support DP,remove


NC --&gt;PT300SE no use








ROM_CS_R	TPG52
ROM_SO	TPG50
ROM_SI_R	TPG54
ROM_SCLK_R	TPG53
GPIO26_SPI_WP#	TPG51




ROM_SO	ROM_SI	ROM_SCLK	FS_OVERT Strap
L	L	L	FS_OVERT# function DISABLED
L	L	H	FS_OVERT# function ENABLED (Default)

The schematic diagram illustrates the ROM interface circuit. It features a 3x3 grid of resistors (RG138, RG117, RG142, RG134, RG123, RG143) connected to a +1.8V AON supply and ground. The ROM\_S0 and ROM\_S0A signals are connected to the left side of the grid.


 <div> <div>Quanta Computer Inc.</div> <div><b>PROJECT : ZGN</b></div> </div>			
Size C	Document Number <b>Display-EF</b>	Rev A1A	
Date:	Thursday, May 26, 2022	Sheet 30 of 150	

RAMCFG [2:0]	DESCRIPTION	Vendor	Vendor P/N	TOP P/N	QB P/N
2 (0x2)	IC SGRAM(180P)H56C8H24AIR-S2C STNBS	Hynix	H56C8H24AIR-S2C		AKG50GUTW43
1 (0x1)	IC SGRAM(180P)MT61K256M32JE(OC1940)STNBS	Micron	MT61K256M32JE		AKG50GDTL08
0 (0x0)	IC SGRAM(180P)K4Z80325BC-HC(DC2001)STNBS	Samsung	K4Z80325BC-HC		AKG58G0T519
9 (0x9)		Samsung			
5 (0x5)	IC SGRAM(180P) H56G32CS4DX005(BGA)STNBS	Hynix C-die	H56G32CS4DX005		AKG50GUTW50


(2) NVVDD\_ENABLE




(3) PEX\_VDD\_ENABLE



(4) FBVDDQ\_ENABLE




(1) 1V8\_AON\_ENABLE



(DGPU\_PWR\_EN) --> 1V8\_AON(VPP) -->(NVVDD\_EN) --> NVVDD --> (NVVDD\_PG) --> PEXVDD (1V\_GFX) --> FBVDD --> (FBVDD\_PG) --> (DGPU\_PWROK\_Q) --> (PEX\_RST#)

OVER TEMP.





NVVDD POWER GOOD LOOPBACK  
[!(NVVDD\_PGGOOD || GC6FBEN) && (PEGX\_RST#)]









PEX\_VDD\_ENABLE

Table 4.6 Low Power State Summary

Low Power Features	1V8	NV3V3	MSVDD	NVVDD	PEXVDD	VPP	FBVDD	3V3	PWR_SRC
Normal Operation	ON	ON	ON	ON	ON	ON	ON	ON	ON
P-State 4.0 Rail Gating (NVVDD & MSVDD split)	ON	ON	ON	OFF	ON	ON	ON	ON	ON
P-State 4.0 Rail Gating (NVVDD & MSVDD merged)	ON	ON	ON	ON	ON	ON	ON	ON	ON
GC6 3.0	ON	ON	OFF	OFF	OFF	ON	ON	ON	ON
GC-OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON
OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

POWER GOOD





[illegible]




NVDD [126,127]  
+1V\_GFX [25,28,29,131]

Near GPU

34




Under GPU



**NVDD**  
UNDER GPU  
[37x1uF + 2x4.7uF + 12x10uF + 4x47uF] Col-ayout  
[3x330uF] or  
[12x1uF + 3x4.7uF + 3x10uF + 16x47uF]

**MSVDD**  
UNDER GPU  
[29x1uF + 11x10uF + 3x47uF] Col-ayout  
[1x330uF] or  
[4x10uF + 4x47uF]





FBVDDQ\_SENSE E54 FBVDDQ\_SENSE [130]


FB\_VREF W49 FB\_VREF\_PROBE RG30 EV@2.49K 1% 2  
CG165 EV@3.3p/25V 2

FB\_CAL\_PD\_VDDQ W47 FB\_CAL\_PD\_VDDQ RG34 EV@40.2 1% 2 +FBVDDQ\_MEM  
FB\_CAL\_PU\_GND Y47 FB\_CAL\_PU\_GND RG35 EV@40.2 1% 2  
FB\_CALTERM\_GND W48 FB\_CAL\_TERM\_GND RG31 EV@40.2 1% 2

PLACE CLOSE TO GPU BALLS




D										D
C										C
B										B
A										A


		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	36 of 150

# Hole

# Clip

# 37






Quanta Computer Inc.  
**PROJECT : ZGN**

Size A	Document Number <b>LTE DB</b>	Rev A1A
Date: Thursday, May 26, 2022	Sheet 37 of 150	







# **MEMORY: FBB Partition 31..0 x16 Dual Channel DRAM**




# **MEMORY: FBB Partition 63..32 x16 Dual Channel DRAM**




## MEMORY: FBC Partition 31..0x16 Dual Channel DRAM




## MEMORY: FBC Partition 63..32 x16 Dual Channel DRAM



## MEMORY: FBD Partition 31..0 x16 Dual Channel DRAM



## MEMORY: FBD Partition 63..32 x16 Dual Channel DRAM



D

D

C


C

B


B

A



A

		Quanta Computer Inc.	
<b>PROJECT : ZGN</b>			
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	42 of 150


D						D
C						C
B						B
A						A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	43 of 150

## MUX Control




Input EQ



Port A		
Value	EQ0	EQ1
3.2 dB	0	0/R
3.8 dB	0	F/1
4.7 dB	R	0/R
5.9 dB	R	F/1
7.0 dB	F	0/R
7.8 dB	F	F/1
9.0 dB	1	0/R
10.3 dB	1	F/1

Port B		
Value	EQ2	EQ1
3.2 dB	0	0/F
3.8 dB	0	R/1
4.7 dB	R	0/F
5.9 dB	R	R/1
7.0 dB	F	0/F
7.8 dB	F	R/1
9.0 dB	1	0/F
10.3 dB	1	R/1


### Gain and Output Swing




Gain	Swing	AFS or BF
-3.5 dB	4.7K	0
-0.5 dB	4.7K	R
-3.5 dB	NC	F
-0.5 dB	NC	1

State	Pull-up	Pull-down
0	NC	0
R	NC	68K
F	NC	NC
1	0	NC


### GPU PWM Level shift




## PWM OUT Enable Level shift




## Backlight On




## Power



**PWM (Backlight)**




**LCDVCC**








D										D
C										C
B										B
A										A


		Quanta Computer Inc. <b>PROJECT : ZGN</b>		
Size A	Document Number <b>LTE DB</b>			Rev A1A
Date:	Monday, March 21, 2022	Sheet	46 of	150

D										D
C										C
B										B
A										A

		Quanta Computer Inc. <b>PROJECT : ZGN</b>		
Size A	Document Number <b>LTE DB</b>			Rev A1A
Date:	Monday, March 21, 2022	Sheet	47 of	150

## 048










**SW1**      **Output Pre-emphasis Swing**

0	1000mV
1	1200mV


For ESD

Layout note: Place close to HDMI Conn




 <b>Quanta Computer Inc.</b> <b>PROJECT : ZGN</b>		
Size Custom	Document Number <b>HDMI CONN</b>	Rev A1A
Date: Monday, March 21, 2022	Sheet 49 of 150	


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	50 of 150

D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	51 of 150


D										D
C										C
B										B
A										A

		Quanta Computer Inc. <b>PROJECT : ZGN</b>		
Size A	Document Number <b>LTE DB</b>			Rev A1A
Date:	Monday, March 21, 2022	Sheet	52 of	150


## NGFF\_M.2 SSD #1 (NGF)

## PCIEX4 LR /SATA

PCIEX4 #1




## DECOUPLING







D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	54 of 150


PCIE 1X4




## DECOUPLING




D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	56 of 150


D										D
C										C
B										B
A										A

		Quanta Computer Inc. <b>PROJECT : ZGN</b>		
Size A	Document Number <b>LTE DB</b>			Rev A1A
Date:	Monday, March 21, 2022	Sheet	57 of	150


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	58 of 150


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	59 of 150


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	60 of 150


## NGFF\_M.2 WiFi &amp; BT (NGF)



## PU/PD




By Control




Wake


By Control



## LEVEL SHIFT



## POWER SWITCH




Quanta Computer Inc.  
**PROJECT : ZGN**


Size	Document Number	Rev
Custom	NGFF WIFI & BT	A1A
Date:	Thursday, May 26, 2022	Sheet 61 of 150



D										D
C										C
B										B
A										A


		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	62 of 150

D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	63 of 150






D										D
C										C
B										B
A										A


		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	65 of 150

Universal Audio Jack (ADO)

PCB trace width of MIC2-R(SLEEVE)/MIC2-L(RING2) are required at least 40 mil for HP crosstalk consideration and, its length should be as short as possible.






D										D
C										C
B										B
A										A


		Quanta Computer Inc. <b>PROJECT : ZGN</b>		
Size A	Document Number <b>LTE DB</b>			Rev A1A
Date:	Monday, March 21, 2022	Sheet	67 of	150

# E2600-CG (LAN)



68



## Backdrive protection (PMC)





## SWR (E2600-CG SWR mode)




# Transformer


69




## RJ45 Connector




Distance between DGND & LGND should have at least 60 mils




(EMC)



 <b>Quanta Computer Inc.</b> <b>PROJECT : ZGN</b>		
Size B	Document Number <b>LAN Power</b>	Rev A1A
Date: Thursday, May 26, 2022	Sheet 69 of 150	



D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	70 of 150

D

D

C


C

B


B

A



A

		Quanta Computer Inc. <b>PROJECT : ZGN</b>		
Size A	Document Number <b>LTE DB</b>			Rev A1A
Date:	Monday, March 21, 2022	Sheet	71 of	150


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet 72 of	150






## Setup




## HW Pull-Up/Pull-Down of BBR#1




## Indication to S0 state for Re-timer




## FLASH SHARE (Disable)




## JTAG




## BBR power switch




## ROM




## Crystal



D										D
C										C
B										B
A										A


		Quanta Computer Inc. <b>PROJECT : ZGN</b>		
Size A	Document Number <b>LTE DB</b>			Rev A1A
Date:	Monday, March 21, 2022	Sheet	75 of	150

## USB Type-C






## Power Capacitance

76




## ESD



 <b>Quanta Computer Inc.</b> <b>PROJECT : ZGN</b>		
Size B	Document Number <b>USB Type C #1</b>	Rev A1A
Date:	Monday, March 21, 2022	Sheet 76 of 150

D									D
C									C
B									B
A									A

		Quanta Computer Inc. <b>PROJECT : ZGN</b>		
Size A	Document Number <b>LTE DB</b>			Rev A1A
Date:	Monday, March 21, 2022	Sheet	77 of	150



# USB Type A #1 - Re-driver

Intel:  
USB 3.1 transmit pairs require a 75–265 nF capacitor  
in the path between PCH and ESD/CMC protection.



PS8811QFN36GTR2-A3

to I2C Master  
PS8811\_MBCLK\_1  
PS8811\_MBDATA\_1

Decoupling caps need be placed as close to power pins as possible.  
1.2 V power ripple requirement: < 30 mV

Quanta Computer Inc.  
**PROJECT : ZGN**

Size	Document Number	Rev
B	TypeA1-PS8811QFN36GTR2	A1A
Date:	Monday, March 21, 2022	Sheet 78 of 150



# USB Type A #1 - Re-driver

Intel:  
USB 3.1 transmit pairs require a 75–265 nF capacitor  
in the path between PCH and ESD/CMC protection.


PS8811QFN36GTR2-A3

to I2C Master  
PS8811\_MBCLK\_1  
PS8811\_MBDATA\_1

Decoupling caps need be placed as close to power pins as possible.  
1.2 V power ripple requirement: < 30 mV

Quanta Computer Inc.  
**PROJECT : ZGN**


Size	Document Number	Rev
B	TypeA1-PS8811QFN36GTR2	A1A
Date:	Monday, March 21, 2022	Sheet 78 of 150



## USB Charger (UBC)\_BC 1.2

USB\_BC\_ON(Low)-->ILIM\_L  
USB\_BC\_ON(High)-->ILIM\_H

Part Number	Description
AL002544001	TPS2544RTER
AL055544001	SLGC55544CVTR





## USB Power

## TypeA#1


*Option  
Check RF  
Level2 SPEC  
and remove,  
short directly*

*Option Remove if stuff redriver*




 <b>Quanta Computer Inc.</b> <b>PROJECT : ZGN</b>		
Size B	Document Number <b>TypeA1-CONN/BC1.2</b>	Rev A1A
Date: Monday, March 21, 2022	Sheet 79	of 150

## USB Type A #2 - Re-driver




Decoupling caps need be placed as close to power pins as possible.  
1.2 V power ripple requirement:  $< 30 \text{ mV}$


USB Power




TypeA#2




D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	82 of 150


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	83 of 150


D									D
C									C
B									B
A									A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	84 of 150

D										D
C										C
B										B
A										A

		Quanta Computer Inc. <b>PROJECT : ZGN</b>		
Size A	Document Number <b>LTE DB</b>			Rev A1A
Date:	Monday, March 21, 2022	Sheet	85 of	150





### SM BUS PU(KBC)

The diagram illustrates the SM BUS PU(KBC) circuit. It features several signal lines connected to a central bus structure. The top section includes MBCLK, MBDATA, 2ND\_MBCLK, 2ND\_MBDATA, and EC\_OCG\_I2C\_INT# signals, each connected to a resistor (R1E31-R1E35) and a capacitor (4.7K 1% 2). The bottom section includes 3ND\_MBCLK, 3ND\_MBDATA, and EC\_AML\_INT# signals, connected to resistors (R1E49-R1E51) and capacitors (2.2K 1% 2). Additionally, there are two more signals, MBDATA1\_GPU and MBCLK1\_GPU, connected to capacitors (R1E62-R1E63, 0.5% 2). The circuit is powered by +3V and LDO\_EC pins.

### HWPG(KBC)

The diagram illustrates the HWPG(KBC) circuit. It features a 3V regulator connected to a 10K resistor and a 1% 2W resistor. The circuit includes several signal lines and components:


- S0 (MAINON):** Connected to the 3V regulator and the 10K resistor.
- DDR (SUSON):** Connected to the 3V regulator and the 10K resistor.
- S5:** Connected to the 3V regulator and the 10K resistor.
- 3/5V PCU:** Connected to the 3V regulator and the 10K resistor.

The signal lines and their connections are as follows:

- [4,141] IMVP\_PWRGD:** Connected to D1E8 1 and 2.
- [148] HWPG\_5VDDIM:** Connected to D1E7 1 and 2.
- [12,21,22] DRAM\_PWR\_GOOD:** Connected to D1E10 1 and 2.
- [12,114] HWPG\_VDDR:** Connected to D1E4 1 and 2.
- [124] +1.05V/VIN\_EXT\_PG:** Connected to D1E9 1 and 2.
- [124,144] VCCIN\_AUX\_PG:** Connected to D1E3 1 and 2.
- [123,144] VCCPG\_1.8VS5:** Connected to D1E6 1 and 2.
- [111,113] SYS\_HWPG:** Connected to D1E5 1 and 2.

The components are labeled as follows:


- D1E8 1, 2:** 2 "S2M20U30-7"
- D1E7 1, 2:** 2 "S2M20U30-7"
- D1E10 1, 2:** 2 "S2M20U30-7"
- D1E4 1, 2:** 2 "S2M20U30-7"
- D1E9 1, 2:** 2 "S2M20U30-7"
- D1E3 1, 2:** 2 "S2M20U30-7"
- D1E6 1, 2:** 2 "S2M20U30-7"
- D1E5 1, 2:** 2 "S2M20U30-7"

[illegible]


SMBUS	
SM Bus 0	Battery/GPU
SM Bus 1	Debug Card/ PD/ Thermal Sensor (Local:CPU/Remote Panel)
SM Bus 2	N/A
SM Bus 3	U3 Re-driver1/ U3 Re-driver2/ LED Driver/ Ambient Light Sensor/ Thermal Sensor (Local:GPU;Remote DDR5)

# Traditional keyboard

## No D5/D5 official Keyboard SPEC




# Power Button




87

# Turbo Button



# USB Keyboard

## No USB Keyboard SPEC Follow XC90




# KB\_BL LED

## Single Color (D5/D7)


## No Backlight SPEC, Follow Sparks

## 3-Zone RGB (PT300)




1.5A (60mils)

## Battery




**Haptic TouchPAD (D5/D7)      No Haptic Touch SPEC, Follow Beatles**

## No Haptic Touch SPEC, Follow Beatles




## TouchPAD (PT300)




## FP (D5/D7) - POA Like (FP on keyboard)

**No FP SPEC**








# LED Driver [ene6K5130]

89




KB\_LED\_2Z\_R\_MCU  
KB\_LED\_2Z\_G\_MCU  
KB\_LED\_2Z\_B\_MCU


3ND\_MBCLK\_C  
3ND\_MBDATA\_C  
STRP1  
STRP2  
+5V\_MCU



[78,80,86,87,91,93] 3ND\_MBCLK


[78,80,86,87,91,93] 3ND\_MBDATA




 <b>Quanta Computer Inc.</b> <b>PROJECT : ZGN</b>		
Size B	Document Number I/O DB (Audio/LAN/U3/LED)	Rev A1A
Date: Thursday, May 26, 2022	Sheet 89 of 150	




Sensor (D5/D7)




G-sensor (M/B) E-Zel SKU remove on board G-sensor ( Need change to BMI260 14 pin)



TOF Sensor (For P6 only)




G-sensor Mode indicate



Ambient light sensor

AML I2C (Default to EC for KB backlight control)



D

D

C


C

B


B

A


A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size	Document Number		Rev
A	LTE DB		A1A
Date:	Monday, March 21, 2022	Sheet	92 of 150


CPU FAN (THM)




GPU FAN (THM)



Vram and GPU Thermal Sensor  
Local Vram and GPU Thermal Sensor




CPU PWR Thermal Sensor  
Local CPU PWR Thermal Sensor



Coin Battery Charging

PT300 non chargeable type





D

D

C


C

B

B

A

A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet 94 of	150

D

D

C


C

B

B


A

A



		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size	Document Number		Rev
A	LTE DB		A1A
Date:	Monday, March 21, 2022	Sheet	95 of 150

## (Concept D) Card reader (SD7.0)

96




## (PT300) Card reader (SD3.0)





Quanta Computer Inc.  
**PROJECT : ZGN**


Size	Document Number	Rev
A	DB1 :SD Card+UIF	A1A
Date:	Thursday, May 26, 2022	Sheet 96 of 150



- Ambient light sensor
- GSensor
- Touch-EMR (I2C)
- STYLUS-EMR
- 3D display
- EYE tracker



D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	98 of 150

D

D

C


C

B

B

A

A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size A	Document Number <b>LTE DB</b>		Rev A1A
Date:	Monday, March 21, 2022	Sheet	99 of 150

100



Quanta Computer Inc.


**PROJECT : ZGN**

Size A	Document Number <b>LTE DB</b>	Rev A1A
Date:	Monday, March 21, 2022	Sheet 100 of 150

# EMC CAPS

101

PLACE <4MM FROM SOC VDDQ, WITH EACH PAIR <12MM APART



Quanta Computer Inc.  
**PROJECT : ZGN**

Size A	Document Number <b>LTE DB</b>	Rev A1A
Date: Monday, March 21, 2022	Sheet 101 of 150	



D

D

C

C

B

B

A

A



Quanta Computer Inc.

**PROJECT : ZGN**

Size A	Document Number <b>LTE DB</b>	Rev A1A
Date:	Monday, March 21, 2022	Sheet 102 of 150

D

D

C


C

B

B

A

A

		Quanta Computer Inc.	
		<b>PROJECT : ZGN</b>	
Size	Document Number		Rev
A	LTE DB		A1A
Date:	Monday, March 21, 2022	Sheet	103 of 150

D

D

C

C

B

B

A


A



Quanta Computer Inc.  
**PROJECT : ZGN**


Size A	Document Number <b>LTE DB</b>	Rev A1A
Date:	Monday, March 21, 2022	Sheet 104 of 150

D										D
C										C
B										B
A										A



		Quanta Computer Inc. <b>PROJECT : ZGN</b>		
Size A	Document Number <b>LTE DB</b>			Rev A1A
Date:	Monday, March 21, 2022	Sheet	105 of	150

Option for serch.  
Project need to check PM support ADP & show into circuit.  
Value use SP@ for BOM build notice.


## ADP=19V



## Type C PD=20V



## Ideal Diode for Type-C Port



## Ideal Diode for Adapter

Vi compare	Vo (=PVADPTR)
TYPEC1_USB0 > VADPBL	TYPEC1_USB0
TYPEC1_USB0 < VADPBL	VADPBL












# Dead Battery

# 111

+VAC\_IN [106,112]  
TYPEC1\_USB0 [73,76,106]  
3V\_LDO [16,113]  
+3V\_LDO\_EC [86,106,113]  
+3VPCU [8,11,45,68,73,74,88,106,112,113,123]

**For EC**



**PU9601 remove.**  
**EE PD IC CYPD6127-48LQXIT (ARXW5FSB000) CYPRESS Integrated high-voltage LDO operational up to 21.5 V for dead battery mode operation.**




$$\begin{aligned} V_{PMON} * 2 &= K * Total\_R \\ 1.6V * 2 &= 1\mu A * Total\_R \end{aligned}$$



PD=3W

```

REGN MAX voltage 6.5V
V_ILIM=20*(VSRP-VSRN)=20*Ichg*Rsr
=0.793V for 7.93A current limit
ILIM=0.793V
Rsr =5m-ohm

```






























TDC : 0.63A  
PEAK : 0.84A  
Width : 30mil














+VIN\_VGACORE [127,130]  
NVVDD [34,127]  
+5V\_S5 [87,88,89,113,114,127,130,131,141,142,143,144]


 +1.8V\_AON [25,26,30,31,32,35,38,39,40,41,45,48,130,131]  

 +3VPCU [8,11,45,68,73,74,88,106,111,112,113,123]  

 +3V [2,6,9,11,12,15,21,29,32,44,45,48,53,55,61,64,68,74,86,87,88,91,93,96,97,113,114,123,130,131,141,144]



GN20-E3	Max-P (115W)	5Φ
GN20-E5	Max-P (115W)	5Φ
GN20-E7	Max-P (115W)	5Φ
NVVDD EDP-Continous:123A EDP-Peak:300A OCP:370A		
GN20-E6	Max-Q (115W)	5Φ
GN20-E8	Max-Q (115W)	5Φ
NVVDD EDP-Continous:103A EDP-Peak:287A OCP:370A		

+VIN\_VGACORE [126,130]  
 NVDD [34,126]  
 +5V\_S5 [87,88,89,113,114,126,130,131,141,142,143,144]






OVR-M GEN2 setting all 0ohm cannot modify to short pad

OVR-M GEN1 NCP45492 - N18P-G61-A

**Default** OVR-M GEN2 NCP45495 - GN20-Px/Ex




		Default			
		Gen2 - N20-P1-A1/QN20-P1-A1 NCP45495 / AL045495000		Gen1 - N18P-G61-A NCP45492 / AL045492000	
	Location	Value	PN	Value	PN
Pin3	R4 -PR7128	0 ohm_2	CS00001JE18	75K ohm_2	CS37501FE00
	R6 -PR7126	NC		649 ohm_4	CS16492FB13
	C6 -PC7131	NC		1nF_2	CH2104K1E00
Pin6	R5 -PR7132	0 ohm_2	CS00001JE18	75K ohm_2	CS37501FE00
	R7 -PR7130	NC		649 ohm_4	CS16492FB13
	C7 -PC7133	NC		1nF_2	CH2104K1E00
Pin7	R2 -PR7147	0 ohm_2	CS00001JE18	475 ohm_2	CS14751FE00
	C5 -PC7137	NC		15nF_4	CH3154K1B00
Pin8	R21-PR7171	0 ohm_2	CS00001JE18	NC	
Pin9	R13-PR7173	0 ohm_2	CS00001JE18	NC	
Pin18	R24-PR7172	0 ohm_2	CS00001JE18	NC	
Pin21	R11-PR7175	10K ohm_2	CS31001FE14	NC	
Pin22	C3 -PC7144	NC		1nF_2	CH2104K1E00
Pin23	R3 -PR7156	NC		365K ohm_2	CS43651FE01
	R14-PR7157	10K ohm_2	CS31001FE14	681K ohm_2	CS46811FE01
	R15-PR7155	0 ohm_2	CS00001JE18	NC	
	R16-PR7159	0 ohm_2	CS00001JE18	NC	
	R17-PR7160	NC		0 ohm_2	CS00001JE18
	R20-PR7161	31.6K ohm_2	CS33161FE00	243K ohm_2	CS42431FE00
Pin24	R18-PR7164	NC		0 ohm_2	CS00001JE18
	R19-PR7165	0 ohm_2	CS00001JE18	NC	
Pin32	R1-PR7146	NC		475 ohm_2	CS14751FE00
	C4-PC7135	NC		15nF_4	CH3154K1B00

**NCP81278TMNTXG**

PSI	Mode
<0.4V	<b>1 Phase DCM</b>
0.7V~0.88V	<b>1 Phase CCM</b>
1.6V~5.5V	<b>2 Phase CCM</b>

<b>MEM_VDD_CTRL</b>	<b>FBVDDQ_MEM E3/E6 Max-Q</b>
<b>1</b>	<b>1.35V/1.25V</b>
<b>0</b>	<b>1.25V/1.2V</b>




VFB@ FBVDDQ_MEM	R1 (PR7197)	R2 (PR7195)
GN20-E3 1.35V/1.25V	21K 1%_2 CS32101FE00	82.5K 1%_2 CS38251FE01
GN20-E6 Max-Q 1.25V/1.2V	16.9K 1%_2 CS31691FE00	150K 1%_2 CS45101FE06

GN20-E3 (115W) 2♣	
GN20-E5 (125W) 2♣	GN20-E6 Max-Q (90W) 2♣
GN20-E7 (150W) 2♣	GN20-E8 Max-Q (90W) 2♣
FBVDDQ_MEM EDP-Continuous:45A EDP-Peak:59A OCP:70A	NVVD EDP-Continuous:34A EDP-Peak:45A OCP:70A

+3VPCU [8,11,45,68,73,74,88,106,111,112,113,123]  
 +1.8V\_AON [25,26,30,31,32,35,38,39,40,41,45,48,126,130]  
 +5VPCU [68,73,79,81,87,93,113,123]  
 +VIN [16,45,112,113,114,123,127,141,142,143,144,145,146]

+VDD2\_1.1V\_1.2V\_SUS [3,5,101,114]  
 +5V\_S5 [87,88,89,113,114,126,127,130,141,142,143,144]  
 +3V [2,6,9,11,12,15,21,29,32,44,45,48,53,55,61,64,68,74,86,87,88,91,93,96,97,113,114,123,126,130,141,144]



Quanta Computer Inc.  
**PROJECT : ZGN**

Size	Document Number	Rev
Custom	<b>+1.8V_AON &amp; +1.8V_MAIN &amp; +1V_GFX</b>	A1A
Date:	Monday, March 21, 2022	Sheet 131 of 150





























Vcore total BOM with EE:  
2\*330uF/6m+42\*22uF/0603

ADL-H45 (45W)  
Performance  
4  $\Phi$

```
+VCC_CORE
IPL2:93A
ICCMAX:160A
OCP:200A
L/L=-2.3mV/A
```



**Quanta Computer Inc.**  
**PROJECT : ZGN**

Size	Document Number	Rev
Custom	<b>VCCGT_2 ADL</b>	A1A
Date:	Monday, March 21, 2022	Sheet 143 of 150

VID1	VID0	O/P
0	0	0V
0	1	1.1V
1	0	1.65V
1	1	1.8V

Default

C-[10/25]  
OCP~45A@LMOS=3.5m

DNS since P/H  
on EE side

ADL-H45 (45W)  
Performance  
1  $\Phi$

+VCCIN\_AUX  
IPL2: 18A  
ICCMAX: 34A  
OCP: 45A  
L/L=-2.0mV/A

+VIN [16,45,112,113,114,123,127,131,141,142,143,145,146]  
+VCCIN\_AUX [13]

+5V\_S5 [87,88,89,113,114,126,127,130,131,141,142,143]  
+3V\_S5 [13,16,19,20,45,61,74,86,87,88,89,91,96,113,123,124,126,129,131,146]  
+3V [2,6,9,11,12,15,21,29,32,44,45,48,53,55,61,64,68,74,86,87,88,91,93,96,97,113,114,123,126,130,131,141]


VAUX total BOM with EE:  
a. 1pcs 330uF/6m  
b. 18pcs 22uF/0603 MLCC includ EE side  
c. Reserve 4pcs 22uF/6.3V MLCC


Quanta Computer Inc.  
**PROJECT : ZGN**

Size	Document Number	Rev
Custom	VCCIN_AUX IC (RT6543AGQW)	A1A
Date:	Monday, March 21, 2022	Sheet 144 of 150

VO1 (4.6 Volt)  
TDC : 0.98A  
PEAK : 1.3A  
Width : 40mil  
FSW : 1.432MHZ

VO2 (-4 Volt) (-8~-1)  
TDC : 2.7A  
PEAK : 3.6A  
Width : 144mil  
FSW : 1.145MHZ











Power Tree Table






**HDMI-ADL**


[2] IN\_CLK  
[2] IN\_CLK#  
[2] IN\_D0  
[2] IN\_D0#  
[2] IN\_D1  
[2] IN\_D1#  
[2] IN\_D2  
[2] IN\_D2#  
[2] DPB\_DDCCLK  
[2] DPB\_DDCDATA  
[2] HDMI\_HPD\_CON

**DP-NV**


[29] DP\_D3#  
[29] DP\_D3  
[29] DP\_D2#  
[29] DP\_D2  
[29] DP\_D1#  
[29] DP\_D1  
[29] DP\_D0#  
[29] DP\_D0  
[29] INT\_DP\_AUXN\_Q  
[29] INT\_DP\_AUXP\_Q

**Sensor**


[10] TOF\_RESET#  
[6] 5GorAP\_P\_INT#  
[45] LID#\_DB  
[45] LID#\_GMR\_DB  
[91] ISH\_TOF\_INT#\_R  
[91] ISH\_I2C1\_SDA\_R  
[91] ISH\_I2C1\_SCL\_R

**TCP**


[2] TCP2\_TXRX\_P1  
[2] TCP2\_TXRX\_N1  
[2] TCP2\_TXRX\_P0  
[2] TCP2\_TXRX\_N0  
[2] TCP2\_TX\_P1  
[2] TCP2\_TX\_N1  
[2] TCP2\_TX\_P0  
[2] TCP2\_TX\_N0  
[2] TCP2\_AUX\_DP  
[2] TCP2\_AUX\_DN  
[2] TBT\_LSX2\_TXD

**EC**


[86] ADP1\_DET  
[86] ADP2\_DET  
[86] VGPU\_ICMNT  
[86] battery\_learn  
[86] SUSLED#\_TP  
[86] 80PORT\_DAT

**NFC**


[6] NFC\_SCL  
[6] NFC\_SDA  
[11] NFC\_IRQ  
[9] NFC\_RST#

**PCIE**


[10] PCIE\_TXP12/SATA1\_TXP  
[10] PCIE\_TXN12/SATA1\_TXN  
[10] PCIE\_RXP12/SATA1\_RXP  
[10] PCIE\_RXN12/SATA1RXN  
[10] PCIE\_TXP10  
[10] PCIE\_TXN10  
[10] PCIE\_RXP10  
[10] PCIE\_RXN10  
[10] PCIE\_TXP8  
[10] PCIE\_TXN8  
[10] PCIE\_RXP8  
[10] PCIE\_RXN8  
[10] PCIE\_TXP7  
[10] PCIE\_TXN7  
[10] PCIE\_RXP7  
[10] PCIE\_RXN7  
[10] PCIE\_TXP6  
[10] PCIE\_TXN6  
[10] PCIE\_RXP6  
[10] PCIE\_RXN6  
[10] PCIE\_TXP5  
[10] PCIE\_TXN5  
[10] PCIE\_RXP5  
[10] PCIE\_RXN5

**MIPICCD**

[15] MIPICCD\_DET#  
[6] MIPICCD\_EN  
[11] MIPI\_CSI\_DP1  
[11] MIPI\_CSI\_DN1  
[11] MIPI\_CSI\_DP0  
[11] MIPI\_CSI\_DN0  
[11] MIPI\_CSI\_CLKP  
[11] MIPI\_CSI\_CLKN  
[12] MIPI\_PWR\_MS#  
[6] MIPICCD\_I2C\_SCL  
[6] MIPICCD\_I2C\_SDA

**5G**

[9] GPS\_DISABLE#  
[2] WWAN\_RST\_EC\_ODL  
[11] 5G\_CARD\_PWR\_EC  
[2] WWAN\_PERST\_EC\_L  
[86] I2C\_PSENSOR\_A\_INT#\_EC  
[10] 5G\_CARD\_PWR\_CTL  
[11] WWAN\_WAKE\_ODL  
[12] WWAN\_RF\_DISABLE\_ODL

**Intel LAN**

[12] SLP\_LAN#

**AML**


[86] AML\_EC\_PCH\_CLK  
[86] AML\_EC\_PCH\_DATA

**Smart Card**


[12] SmartCard\_PWRSV#  
[9] SmartCard\_ON

**CLK**

[11] CLK\_PCIE\_SSD2P  
[11] CLK\_PCIE\_SSD2N  
[11] PCIE\_CLKREQ\_2#

**Debug Card Panel**

[86] 80PORT\_CLK  
[6] Privacy\_EN



Quanta Computer Inc.  
**PROJECT : ZGN**

Size	Document Number	Rev
A	TEST POINT	A1A
Date:	Thursday, May 26, 2022	Sheet 150 of 150